Accession Number : ADA182300

Title :   A Static RAM as a Fault Model Evaluator,

Corporate Author : STANFORD UNIV CA CENTER FOR INTEGRATED SYSTEMS

Personal Author(s) : Acken,John M ; Horowitz,Mark

PDF Url : ADA182300

Report Date : Jan 1987

Pagination or Media Count : 6

Abstract : This investigation considers the relationship between the physical failures that occur during fabrication and the resulting faulty behavior of the circuit. Fault models are used to describe the operation of integrated circuits containing physical failures introduced during fabrication. The effectiveness of fault models is dependent upon both the accuracy of the model and the occurrence of the underlying failure mechanism. A specially designed static RAM provides the size, design style, and testability required of a fault model test bed. An actual RAM implementation is described which was used for evaluation of fault models.

Descriptors :   *FAULTS, *MODEL TESTS, *INTEGRATED CIRCUITS, ACCURACY, MODELS, FAILURE(MECHANICS), STATICS, BEHAVIOR, CIRCUITS, TEST BEDS, OPERATION

Subject Categories : Electrical and Electronic Equipment

Distribution Statement : APPROVED FOR PUBLIC RELEASE