Accession Number : ADA311469
Title : The Design of a Predictive Read Cache.
Descriptive Note : Master's thesis,
Corporate Author : NAVAL POSTGRADUATE SCHOOL MONTEREY CA
Personal Author(s) : Robert, Joseph R., Jr
PDF Url : ADA311469
Report Date : MAR 1996
Pagination or Media Count : 200
Abstract : The objective of this research has been the creation of a hardware design for a Predictive Read Cache (PRC). The PRC is a developmental cache intended to replace second-level caches common in modern microprocessor systems. The PRC has the potential of being faster and cheaper than current second-level caches and is distinctive in its ability to predict data addresses to be referenced by a central processing unit. Previous research has analyzed the behavior that the PRC must exhibit. During the described research, the behavior was modeled in the Verilog hardware description language. Verilog-XL was used for simulation, which uses the Verilog behavioral model as input. The behavioral model suggests that the internal structure of the PRC could be divided into six modules, each performing part of the function of the whole PRC. Each of these blocks was studied for hardware equivalents, easing the development of the total structural model. Using Verilog structural models as input, Epoch was used to automatically perform a very large-scale integrated (VLSI) circuit layout and to generate timing information. The Epoch output files are used for further simulation with Verilog-XL to identify critical parts of the design. The result of this research is a complete hardware design for the PRC.
Descriptors : *VERY LARGE SCALE INTEGRATION, *READ WRITE MEMORIES, *BUFFER STORAGE, ALGORITHMS, SIGNAL PROCESSING, COMPUTERIZED SIMULATION, DATA MANAGEMENT, INFORMATION TRANSFER, COMPUTER AIDED DESIGN, MICROPROCESSORS, PERFORMANCE(ENGINEERING), COMPUTER ARCHITECTURE, EFFICIENCY, THESES, INPUT OUTPUT PROCESSING, CHIPS(ELECTRONICS), RANDOM ACCESS COMPUTER STORAGE, MODULES(ELECTRONICS), MULTIPROCESSORS, SYSTEMS ANALYSIS, CENTRAL PROCESSING UNITS, COMPUTER FILES, DESIGN CRITERIA, BUS CONDUCTORS, STRUCTURED PROGRAMMING.
Subject Categories : Electrical and Electronic Equipment
Distribution Statement : APPROVED FOR PUBLIC RELEASE