Accession Number : ADA316565
Title : Analysis and Design of CMOS Voltage-Folding Circuits and Their Use in High Speed ADCS.
Descriptive Note : Master's thesis,
Corporate Author : NAVAL POSTGRADUATE SCHOOL MONTEREY CA
Personal Author(s) : Hart, Troy L.
PDF Url : ADA316565
Report Date : JUN 1996
Pagination or Media Count : 92
Abstract : This thesis provides a complete numerical analysis of a complementary metal oxide semiconductor (CMOS) analog folding circuit architecture, which is comprised of a number of parallel folding stages connected to an output stage. The bias point (reference voltage at which input signal is to be folded) and differential input responses are determined analytically. Current source requirements are also determined to ensure that the transistors remain in saturation. Using the analysis, a design process for implementing the folding circuit as a preprocessor for an analog to digital converter (ADC) is developed. A folding circuit preprocessor for a 6-bit optimum symmetrical number system (SNS) ADC is designed using this process. The designed circuit output is numerically analyzed and compared with HSPICE simulation results to verify the design process. Transfer function results are evaluated numerically to examine the preprocessor performance. Decimation bands are utilized within the ADC to eliminate coding errors. The effects of fabrication process tolerances, which alter the metal oxide semiconductor field effect transistor (MOSFET) parameters used in the analysis and design of the circuit, are quantified using a four corner approach.
Descriptors : *ANALOG TO DIGITAL CONVERTERS, *COMPLEMENTARY METAL OXIDE SEMICONDUCTORS, *MOSFET SEMICONDUCTORS, OUTPUT, TRANSFER FUNCTIONS, NUMERICAL ANALYSIS, THESES, VOLTAGE, METAL OXIDE SEMICONDUCTORS, RESPONSE, TOLERANCE, PARALLEL ORIENTATION, ARCHITECTURE, BIAS, FOLDING, PREPROCESSING, CIRCUIT ANALYSIS.
Subject Categories : Electricity and Magnetism
Distribution Statement : APPROVED FOR PUBLIC RELEASE