Accession Number : ADA321415

Title :   Simulation and Analysis of Predictive Read Cache (PRC) Performance.

Descriptive Note : Master's thesis,

Corporate Author : NAVAL POSTGRADUATE SCHOOL MONTEREY CA

Personal Author(s) : Camligueney, Altay

PDF Url : ADA321415

Report Date : SEP 1996

Pagination or Media Count : 56

Abstract : Memory subsystem bandwidth and latency are two major problems for modern computer architectures because memory speed should grow linearly with central processing unit (CPU) speed to maintain balanced system performance. However, in recent years, CPU speed has increased much more rapidly than memory speed. One common approach to memory system design, which can provide remarkable speedup, is to use one or more fast cache memories in a hierarchical architecture. The Predictive Read Cache is an alternative to second-level cache memories with its fast, simple and inexpensive design. Previous studies show that a small predictive read cache can give a better performance improvement than a much larger second-level cache for an Intel 486 microprocessor with a very small cost. This thesis continues previous efforts in design and optimization of the predictive read cache. Using address trace data from a SPARCstation 1+ miming Sun-OS and the SPEC benchmarks, the simulations demonstrate that a small predictive read cache can give even better performance improvements than the previous results obtained using 486 trace data. Since SPARC is the most common RISC architecture today, it was of great importance to simulate the PRC by using address traces captured from a SPARC-based platform. The predictive read cache is ideal for embedded systems in space based, weapons-based and portable computing applications that utilize advanced RISC processors.

Descriptors :   *CENTRAL PROCESSING UNITS, VELOCITY, SIMULATION, PORTABLE EQUIPMENT, OPTIMIZATION, COMPUTER ARCHITECTURE, THESES, COSTS, MEMORY DEVICES, STANDARDS, EMBEDDING, ARCHITECTURE, BANDWIDTH, MODEMS, HIERARCHIES.

Subject Categories : Computer Hardware

Distribution Statement : APPROVED FOR PUBLIC RELEASE