Accession Number : ADD016461

Title :   Slave Controller Utilizing Eight Least/Most Significant Bits for Accessing Sixteen Bit Data Words.

Descriptive Note : Patent, Filed 29 Jun 92, patented 26 Apr 94,

Corporate Author : DEPARTMENT OF THE NAVY WASHINGTON DC

Personal Author(s) : Lau, Nelson D

Report Date : 26 Apr 1994

Pagination or Media Count : 15

Abstract : A slave controller which provides the control signals for effecting the read and write operation of a memory electrically connected to the VFRSA MODULE EUROPE bus (VMEbus). The slave controller comprises a programmable array logic device which receives control and address modifier signals from the data transfer bus within the VMEbus and an address enable signal from a decoding circuit. The decoding circuit, in turn, provides the address enable signal to the programmable array logic device in response to an address strobe signal supplied to the decoding circuit by the data transfer bus. The programmable array logic device being responsive to the control, address modifier and address enable signals enables the memory which for a read or write operation. The programmable array logic device next provides a write pulse to the memory when data is to be written into the memory at an address provided by the VMEbus. When data is to be read from the memory, programmable array logic device maintains the memory's write enable input at an inactive state and generates an output enable pulse allowing data to be re-ad from the memory at an address provided by the VMEbus. Directional control of data between the memory and the VMEbus for the read and write operations is provided by a pair of transceivers

Descriptors :   *COMPUTER ARCHITECTURE, *INFORMATION TRANSFER, *READ WRITE MEMORIES, *PATENTS, *ACCESS, ARRAYS, CIRCUITS, CONTROL, DECODING, DIRECTIONAL, EUROPE, INPUT, LOGIC, LOGIC DEVICES, OUTPUT, PULSES, RESPONSE, SIGNALS, DIGITAL COMPUTERS, CHANNELS

Subject Categories : Computer Hardware

Distribution Statement : APPROVED FOR PUBLIC RELEASE