Accession Number : ADD017517

Title :   High Resolution Encoding Circuit and Process for Analog to Digital Conversion.

Descriptive Note : Patent Application, Filed 28 Feb 95,

Corporate Author : DEPARTMENT OF THE NAVY WASHINGTON DC

Personal Author(s) : Pace, Phillip E

PDF Url : ADD017517

Report Date : 28 Feb 1995

Pagination or Media Count : 19

Abstract : High performance analog to digital converters typically employ a parallel configuration of analog folding circuits to symmetrically fold input signals prior to quantization by highspeed comparators. Such a circuit uses two comparator ladders, having a total of 2(2%%2%l) comparators in the two legs together, where n is the bit resolution of the converter. The comparator ladder in each leg performs an n/2 bit binary encoding of the analog input. Because the number of levels depends exponentially on n, the number of comparators which one must employ rises exponentially with circuit resolution. This can make many engineering applications of such circuits expensive. Moreover, skew time-the time lag between receipt of analog input and delivery of quantized output-increases with increasing number of comparators; and as the number of comparators increases, the power they consume does also, leaving less system power available for signal detection, thus reducing system bandwidth. (KAR) P. 2

Descriptors :   *PATENT APPLICATIONS, *ANALOG TO DIGITAL CONVERTERS, VELOCITY, INPUT, DIGITAL SYSTEMS, DETECTION, HIGH RESOLUTION, REDUCTION, ENGINEERING, SIGNALS, CONFIGURATIONS, POWER, CIRCUITS, PARALLEL ORIENTATION, BANDWIDTH, CODERS, COMPARATORS

Subject Categories : Electrical and Electronic Equipment

Distribution Statement : APPROVED FOR PUBLIC RELEASE